VERIFICATION TECHNOLOGY AND CAPABILITIES
Our contractors are experienced and trained in the latest in verification methodologies. We work tirelessly to stay on top of the latest trends in the world of verification and chip design.

Verification Architecture
Test Bench Development
Test Plan Development
Test Plan Implementation
Transaction Level Modeling
Bus Functional Models
Code & Functional Coverage
Verification Sign-off
SystemVerilog (UVM, OVM, VMM)
SystemC, C/C++, Perl, Specman e, Vera, VHDL, Verilog
ASIC, SoC, FPGA (Xilinx, Altera & Actel)
VERIFICATION TRAINING
We provide verification training programs to both senior and entry level engineers in all aspects of verification and the latest verification methodologies such as SystemVerilog UVM, OVM and VMM.

ABOUT US
XVMi is a Verification Consulting and Verification Training company

VERIFICATION CONSULTING
We partner with design verification managers and verification teams to assist them get their chips verified. Through our consulting business unit, verification managers can augment their teams fast by adding 3, 5, 10, 15+ engineers to their team fast for hitting critical verification deadlines and maximizing verification coverage. We can also manage projects for geographically diverse teams.  Outside of the project realm, our consultants can provide process evaluations and recommendations to help you better leverage your verification resources.
 

Files